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A Digital Pixel Sensor Array With
Programmable Dynamic Range
Alistair Kitchen, Student Member, IEEE, Amine Bermak, Senior Member, IEEE, and
Abdesselam Bouzerdoum, Senior Member, IEEE
Abstract—This paper presents a digital pixel sensor (DPS) array
employing a time domain analogue-to-digital conversion (ADC)
technique featuring adaptive dynamic range and programmable
pixel response. The digital pixel comprises a photodiode, a voltage
comparator, and an 8-bit static memory. The conversion character-
istics of the ADC are determined by an array-based digital control
circuit, which linearizes the pixel response, and sets the conversion
range. The ADC response is adapted to different lighting condi-
tions by setting a single clock frequency. Dynamic range compres-
sion was also experimentally demonstrated. This clearly shows the
potential of the proposed technique in overcoming the limited dy-
namic range typically imposed by the number of bits in a DPS. A
64 64 pixel array prototype was manufactured in a 0.35- m,
five-metal, single poly, CMOS process. Measurement results indi-
cate a 100 dB dynamic range, a 41-s mean dark time and an average
current of 1.6 A per DPS.
Index Terms—CMOS imager, digital pixel sensor (DPS), self-re-
setting asynchronous pixel.
I. INTRODUCTION
CHARGE-COUPLED DEVICE (CCD) imagers remainin the forefront of commercial imaging technology, ex-
ploiting advanced manufacturing techniques to produce high
quality, high resolution images. However, recent developments
in CMOS image sensors have demonstrated the inherent advan-
tages of this technology, which are particularly attractive for
combined on-chip image acquisition and processing, featuring
low power and low manufacturing cost [1]. Technology scaling
has played a key role in introducing more intelligence and
further processing even at the pixel level. A digital pixel sensor
(DPS), which performs the analog-to-digital conversion (ADC)
at the pixel level, is an example of the new design concepts
made possible due to the scaling of CMOS devices to deep sub-
micrometer levels. Wandell et al. have argued the importance
of multiple image capture, and the application of DPS arrays,
stressing the value of “local memory” within the imager [2].
In addition, very low-speed converters can be used and a high
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level of parallelism is obtained using ADCs operating at only
tens of samples per second [3], [4]. An efficient exploitation
of the parallelism can reduce global power consumption and
speed-up data conversion, thus increasing the frame rate of the
imager [3], [5]. Additional benefits are also found in DPSs as
driving a large data bus using small on-pixel buffers is avoided
by the use of local on-pixel data-converters. While on-pixel
data conversion provides a number of advantages, there are still
many challenges and issues that remain to be solved. Indeed,
since the conversion in a DPS architecture takes place at the
pixel level, the dynamic range is limited by the number of
bits used for the conversion. Adaptation to different lighting
conditions and extended dynamic range required for natural
lighting scenes is very critical when designing DPS arrays.
One interesting way to improve the dynamic range of CMOS
imagers is to employ time-based conversion using self-reset-
ting architectures based on either pulse frequency modulation
(PFM) scheme [6]–[10] or pulse width modulation (PWM)
scheme [11]–[13]. The self-resetting scheme improves the
dynamic range by recycling the well such that higher photocur-
rents are detected. The output takes the form of a series of
spikes, resulting in the so-called “spiking pixel’ [7], which is of
particular interest when mimicking the processes of biological
vision [9]. This method presents several issues when dealing
with high resolution pixel array. One issue is related to the ac-
cess to the spiking pixel array which is provided by a complex
bus-arbitration system termed address event representation
(AER). Another problem encountered in the AER-based im-
agers is the temporal jitter due to the collision problem which
affects the SNR. In addition, the synchronous self-resetting
scheme suffers from higher dynamic power consumption as
the pixel is constantly allowed to fire whenever it reaches a
threshold voltage. Therefore, the power consumption of a large
array of free running pixels can be very significant. Further-
more, DPS is very inefficiently realized using the synchronous
self-resetting scheme as an area consuming digital counter is
required at the pixel level [6].
In this paper, a DPS array with a time-based ADC is pre-
sented. This proof-of-concept design is intended as an evalua-
tion testbed, to assess the suitability of the device for image cap-
ture, and develop low level image processing algorithms which
exploit the advantages of the DPS architecture. The pixel re-
lies on a single pulse (or pulsewidth modulation) as well as a
novel self-resetting approach using a pixel level SR latch. The
pulsewidth modulation (PWM) encoding reduces the dynamic
power consumption and preserves the advantage of wider dy-
namic range as each pixel sets its own integration time which
0018-9383/$20.00 © 2005 IEEE
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Fig. 1. (a) Architecture of the DPS array based on the self-resetting asynchronous pixel. (b) Timing diagram.
is not dictated by a global timing circuit. The sensor also inte-
grates a pixel level memory, avoiding the need for AER type
of read-out and providing focal-plane image storage capability.
The conversion characteristics of the DPS are set using an array-
based control circuit which in fact provides the quantization
boundaries for the time domain conversion. One unique feature
of our sensor is the possibility to program these quantization
boundaries, effectively allowing the sensor response to adapt
to different lighting conditions. Linear and extended-range non
linear responses are experimentally demonstrated.
The remainder of this paper is organized as follows. Section II
describes the imager architecture, including a detailed descrip-
tion of the self-resetting pixel operation. The time domain ADC
is described in Section III, which includes simulation results of
the conversion process. Section IV details the very large-scale
integration (VLSI) implementation of the control circuit and the
pixel. Section V presents experimental results obtained from the
manufactured prototype. Section VI concludes the paper.
II. DPS WITH SELF-RESETTING ASYNCHRONOUS SCHEME
Fig. 1(a) and (b) shows the architecture of the self-resetting
asynchronous DPS and its timing diagram, respectively. The
architecture is similar in configuration to a single slope ADC,
and also to the DPS array of Kleinfelder et al. [5]. However,
our DPS array differs significantly from the other two architec-
tures in its mode of operation. The image acquisition starts by
sending a global start integration signal ST , to the array and
to the control circuit. The control circuit generates timing data,
which is distributed in parallel to all the pixels of the array. Upon
receiving the start integration signal, each pixel operates asyn-
chronously, where the output voltage of the photodiode is com-
pared to a fixed reference voltage. When the two voltages be-
come equal, the comparator switches, and the data value, which
records the switching time, is stored in the pixel memory. The in-
tegration time is therefore not dictated by a global timing circuit
but is set by each pixel independently. Due to the asynchronous
nature of the pixel operation, it is necessary to distribute the
timing data as Gray code, to eliminate any errors that may have
been caused by the pixel comparator switching during data tran-
sition. A secondary benefit of distributing the data in Gray code
is reduced power consumption, as only one bit changes state
per clock cycle, and only one bus line has to be charged or dis-
charged. The photodetector operates in photon flux integration
mode, where the photocurrent is integrated over time in order to
produce a large change in the stored charge, and consequently,
the signal voltage. This mode of operation is commonly used
by most CMOS voltage mode photodetectors, and results in the
junction voltage decaying at a virtually constant rate, despite
the junction capacitance being voltage dependent [14]. The pho-
todiode sensor is reverse-biased by a fixed voltage source ,
which fully charges the photodiode junction capacitance .
is then removed, and the junction capacitance is now discharged
by the leakage current of the diode, comprised of thermally and
optically generated carriers. In other sensor designs, this dis-
charge takes place for some fixed time period, after which is
read and digitized, either at the array, column, or pixel level. The
alternative technique presented here allows to discharge to a
fixed voltage reference, . The time taken for this transition
is measured, and the result is stored in pixel memory. The op-
eration of the pixel, shown in Fig. 1(a), begins in the idle state,
with the node held at by , which in turn is held ON by
the SR latch, and . must be at least 2 below ,
where is the n-type FET threshold voltage. If this were not
the case, variations in , which is heavily process dependent,
would be reflected as fixed pattern noise (FPN) in the captured
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Fig. 2. Transistor level circuit diagram.
image. To begin the integration period, the signal ST is ap-
plied to the input of the latch, switching the output states
and turning off (via and ). With transistor now
open, the junction capacitance is discharged by the photocurrent
until . At this point the comparator output switches
high, and the latch again changes state, rapidly recharging ,
and returning the circuit to the idle state. This ensures that
never reaches a level where the photodiode may be forward bi-
ased, hence avoiding “blooming” of the image. This also mini-
mizes the recharging current required for the subsequent image
capture, as is never fully discharged. Fig. 2 shows the tran-
sistor level circuit diagram of each pixel comprised of a photo-
diode sensor, an analogue comparator, an SR latch, and an 8-bit
memory cell. The two-stage comparator includes a differential
first stage followed by a biased-inverter.
An analogue, rather than a clocked, comparator was chosen
to minimize the switching noise and to remove the need for mul-
tiphase clock distribution throughout the pixel array. Due to the
self resetting circuit, the maximum comparator output voltage is
typically 1.8 V, and must first be buffered to ensure reliable op-
eration of the memory. The transistors in the first inverter stage
are sized to lower the input threshold voltage to approximately
1.2 to 1.3 V, which provides an acceptable noise margin. The
comparator output splits into two paths: the first controlling the
self-resetting operation, and the second enabling the memory
for writing. Following the comparator is an SR latch, which con-
trols the self-resetting operation. Unlike in the PFM pixel, this
does not result in a free-running multivibrator, but instead the
pixel is held in a “ready” state at the end of each capture. The
capture cycle is defined by two distinct phases, namely the in-
tegration and the read-out phases. During the integration phase
the charges are collected during a pixels self-defined integration
time. During the read-out phase, the row and column decoders
are used to scan the contents of the in-pixel memories. The Q
and outputs of the SR latch are buffered by and , and
are used to drive the reset transistor, . The comparator output
is also used as the “write” signal for the 8-bit, in-pixel memory.
The memory is comprised of eight static latches, with a common
bus for writing and reading the timing data. The 8-bit, in-pixel
memory size was chosen as a compromise, between having suf-
ficient resolution to assess the performance of the imager, and
maintaining an acceptable fill factor for the pixel. Also, with
testing in mind, 8-bit resolution greatly simplifies interfacing,
storing and displaying of the image data. When reading data
from the array, each pixel is addressed by a ROW and COL se-
lect lines, derived from the address decoders located at the pe-
riphery of the array. This places the pixel data on the data bus,
which is then buffered to the chip output pins. The read opera-
tion is random, and nondestructive, allowing fast, repetitive ac-
cess to the image data. The memory can be cleared prior to the
next capture by placing null data on the bus, and pulsing
to , which will force a write operation. To reduce idle power
consumption, all voltage rails, except for , can be disabled
between captures.
III. TIME DOMAIN ADC
A. Blanking and Linearization Operation
The previous section described the operation of the asyn-
chronous pixel, and how the photocurrent is converted to a
variable width pulse. The time from the start signal , to
the memory write signal will be referred to as the integration
time . Two assumptions are made in deriving the ADC
algorithm 1) the photocurrent , is large enough to disregard
other sources of leakage current and 2) remains constant for
the integration period. The junction capacitance is dependent
upon voltage, and will be denoted as . A small variation in
voltage results in a charge accumulation of
(1)
Integrating (1) for a period , corresponding to a voltage vari-
ation from to , yields
(2)
where . Therefore, the photocurrent , is
inversely proportional to the integration period
(3)
where .
2594 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 52, NO. 12, DECEMBER 2005
The inverse relationship between the photocurrent and in-
tegration time must be compensated for by the ADC. If the
photocurrent is to be quantized uniformly, the integration time
must be quantized nonuniformly: small time steps for high pho-
tocurrents and large time steps for small photocurrents. This is
achieved by adjusting the count rate as the integration period
progresses. A down-counter is used, as the shortest integration
time corresponds to the highest illumination (or photocurrent) in
the scene. In order to determine the requirements of a time-based
ADC, some limits have to be placed on the range of the con-
version. Suppose the maximum photocurrent that is to be dig-
itized is , which corresponds to the minimum integration
time . The resolution of the conversion, , is determined
by the size of the in-pixel memory
(4)
where is the number of bits of the in-pixel memory. The
smallest time step is the difference between the integra-
tion times corresponding to and :
Substituting for , using (4), and rearranging terms yields
(5)
Clearly, the dynamic range of the ADC (i.e., ) can easily
be controlled by simply varying the minimum time step size,
: decreasing the minimum time step size increases the
dynamic range and vice versa. In other words, the time-based
ADC has a programmable dynamic range.
The timing counter must be driven at a frequency high enough
to resolve the smallest time step . The smallest clock fre-
quency that achieves this is referred to as the primary clock fre-
quency, 1 . It follows from (5) that the primary
clock frequency is given by
2 2 (6)
It can be seen from (6) that the range of photocurrents, and hence
the range of illumination over which the ADC operates, can
be adjusted by varying the primary clock frequency : in-
creasing the primary clock frequency increases the range of the
photocurrent. It should be noted that setting the maximum pho-
tocurrent by varying the primary clock frequency does not alter
the pixel operation, this can only be achieved by varying or
, see (2).
Since minimum integration time, corresponding to ,
2 2 , the ADC conversion counter should
only start after 2 2 clock cycles. In other words, the con-
version process must be suppressed or “blanked’ for a period
equal to 2 2 clock pulses, after the integration
period begins. If the blanking period is not applied, only pho-
tocurrents higher than can be digitized. Fig. 3 shows a
simulated ADC response with a primary clock frequency
set for an 55 pA. Here, the range of the photocurrent
is 100 pA, but obviously in a real scene the range may far
Fig. 3. Simulated ADC response using a fixed clock frequency and a blanking
period set for a maximum photocurrent I = 55 pA.
Fig. 4. ADC response using a variable frequency clock with a blanking period
set for a maximum photocurrent I = 55 pA.
exceed these limits. Pixels under high illumination will still
operate, and store the timing data, however if this occurs to
the right of , the Gray counter output, used to encode the
digitized values, will remain static. It is only after the end of
the blanking period that the Gray code data changes, and the
different illumination levels are resolved (noting that as
and are inversely proportional, time progresses from right
to left in Fig. 3). While the pixels themselves have a very wide
operating range, the dynamic range of the captured image is
always limited by the size of the in-pixel memory (i.e., number
of bits). It can be seen from Fig. 3 that with a fixed clock the
count reaches zero with only half of the current range digitized,
resulting in the pixel memory being inefficiently utilized. To
overcome this, a variable frequency clock must be used.
It was shown previously (3) that the relationship between the
integration time and the photocurrent is nonlinear. Therefore,
if the in-pixel memory is to be used efficiently, the ADC must
compensate for this nonlinearity. This is accomplished by ad-
justing the frequency of the conversion clock as the conversion
period progresses, using the value of the conversion data (the
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Fig. 5. Time domain ADC simulation results. (a) Input: 8-bit, grayscale image. (b) ADC output with a fixed clock and no blanking period. (c) ADC output with
a fixed clock and blanking period. (d) Simulation output, variable clock, with blanking period.
counter output) as an index, that will determine the clock fre-
quency at any time. By differentiating the integration time
with respect to the photocurrent , see (3), we can establish
the relationship between the conversion time step, , and
the photocurrent quantization step,
(7)
since , 0 2 1. Substituting for
using (4) and for using (6), we can express the conversion
time step in terms of the primary clock frequency
(8)
If the period of the clock driving the counter changes at the same
rate as the integration time, a linear relationship between the
count and the integration time will be maintained. This variable
frequency clock can be expressed as a function of the counter
output and the primary clock value as
(9)
In practice, the variable clock is derived from the fixed
primary clock , and a digital frequency divider circuit, with
the divisor value being determined from a lookup table, using
as an index. The lookup table contains the divisor values, which
will be referred to as , derived from (9), such that
(10)
There are two important considerations when generating the
values of contained in the lookup table. Firstly, the frequency
division circuit can only divide the primary frequency by integer
values, which leads to an error between the desired values of ,
and the realizable values. Secondly, to simplify the hardware
design, it is preferable to have less than the possible
values of in the lookup table. Therefore, for a range of index
values bounded by and , a single value of is used,
calculated at the index value . The approximated multiplier
will be termed , such that
(11)
The error between and , over the range bounded by
and , is termed , and is given by
(12)
The timing process is fundamentally one of counting clock pe-
riods from the time the conversion begins, with representing
the difference between the desired, and the achievable clock pe-
riods. As the Gray counter counts down from to these
errors sum to give the total error over the range
(13)
It can be seen from (12) that if the error is posi-
tive, and if , the error is negative. It should therefore
be possible to select a value of (and therefore the values
of derived from (11)) such that the total error , sums to
zero over each range of values. In practice this results in a com-
promise between the maximum allowable error, which occurs
at , and the number of entries in the resulting lookup
table. The values for , , and were calculated itera-
tively in software, alternately placing limits upon the maximum
error magnitude, and the number of table entries. This resulted
in an acceptable compromise between performance and hard-
ware complexity of 28 lookup table entries, which represents a
significant saving in hardware requirements. Fig. 4 plots a sim-
ulation of the linearized ADC process, using the approximated
values. While this result is applicable to the linearization algo-
rithm similar techniques can be applied to produce more non-
linear, or piecewise linear ADC responses.
B. Simulation Results
During the design process the ADC was simulated in software,
using 8-bit, grayscale, bitmap images as input. These are con-
verted to 2-D matrices of integration times, using the inverse re-
lationshipbetweenthephotocurrentandtheintegrationtimein(3)
(with appropriate values of and ). Each “integration time”
in the matrix is then digitized by simulating the conversion clock,
blanking period, and the linearization algorithm in software.
Fig.5shows the imagesresulting fromapplying the time-based
ADC conversion using the image in Fig. 5(a) as input. Driving
the conversion counter with a fixed clock and without a blanking
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Fig. 6. Control circuit block diagram.
period results in Fig. 5(b) The conversion digitizes only the
brightest points of the input image (although this is not obvious
in the figure). Applying a blanking period results in the output
of Fig. 5(c), which demonstrates the limited dynamic range of
the fixed clock conversion. Using blanking and the linearization
algorithm (with the approximated divisor values) produces
Fig. 5(d). Performing the simulation with the 28 approximated
ranges for the lookup table results in between 1 and 3 dB im-
provement in the signal to noise ratio (SNR), when compared
with using all 255 possible values for . The reason for the im-
provement is that the errors which occur due to the use of integer
values of , particularly in the early stages of the conversion, are
controlled and never allowed to accumulate beyond set limits.
Simulating the conversion scheme is very useful for confirming
the ADC response prior to the hardware implementation.
IV. VLSI IMPLEMENTATION
A. Control Circuit Design
Fig. 6 is a block diagram of the control circuit, which real-
izes (9). While the derivation of the linearization process in the
previous section appears complex, the hardware required to per-
form the algorithm is straightforward. As the DPS presented in
this paper contains an 8-bit memory, the following description
applies to an ADC where 8. The blanking circuit blocks
the clock signal for 254 clock cycles, using an 8-bit counter and
decoding logic. After blanking, the clock signal then drives a
frequency divider circuit, constructed from a 16-bit counter, a
magnitude comparator, and a lookup table. The 16-bit counter
increments until the count is equal to the lookup table divisor
value, when it will reset, and generate a clock pulse for the Gray
counter. The output from the Gray counter is fed back to the fre-
quency divider, as the index to the lookup table. In this way, (9)
is realized on chip, with the only external control required being
the selection of the initial clock frequency. As all of the system
timing is derived from this one source, the ADC can be adapted
to different conditions by varying [see (6)]. The control cir-
cuit is a full custom design, and was simulated up to an operating
frequency of 50 MHz, well above the anticipated operating re-
quirements of the device. Several test circuits are also included
below the array, which provide access to intermediate points in
the pixel circuits. These circuits are used to test and characterize
the analogue and digital performance of the pixel components.
Fig. 7. Pixel layout, showing the main component parts.
Fig. 8. Microphotograph of the 64  64 pixel array, with the control circuit
highlighted. The control circuits occupies less than 0.5% of the total chip area.
Additional access is also provided to the internal data bus, so
that the on-chip control circuit can be bypassed for testing, or
more importantly, for implementing alternative ADC strategies.
B. Pixel Layout
The array of 64 64 pixels was manufactured in the Al-
catel 0.35 m, 3.3 V, digital CMOS process. This is a twin-
tub, single-poly, five-metal, standard CMOS process. The pixel
layout is shown in Fig. 7, with the major components labeled.
The pixel is a mixed signal design, with analogue and digital
components in close proximity. Power for the pixel is sepa-
rated into 3.3 V digital and analogue supplies,
with the comparators having a separate supply for bias .
Guard rings (n-active/n-well to , p-active/p-well to ) are
used extensively to prevent substrate coupling within the pixel,
and between adjacent pixels. The entire pixel array is also sur-
rounded by a guard ring, to screen it from peripheral digital cir-
cuits, such as buffers, address decoders, and the control circuit.
The analogue comparator layout employs some basic rules for
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Fig. 9. Experimental measurement of the integration time and ADC counter LSB output for two different settings. (a) Integration time (top) and control circuit
output data “B0’ (bottom) operated at a primary clock frequency of 60 kHz. (b) Integration time (top) and control circuit output data “B0’ (bottom) operated at a
primary clock frequency of 200 kHz.
matching the devices in the differential stage: common centroid
configuration, large device geometry (transistor width ( ) and
length ( ) are 3 to 4 times ), 5, and signal paths are
matched in length and the number of vias. Each pixel measures
45 45 m, and the control circuit measures 140 470 m. The
complete chip occupies an area of 3.9 3.7 mm, a micropho-
tograph of which is presented in Fig. 8. The control circuit is
highlighted at the bottom left-hand side of the image. The die is
mounted in a PLCC84 carrier.
V. TESTING AND EXPERIMENTAL RESULTS
A. Test Setup
The array is mounted in a custom PCB which provides the
required analogue and digital voltage rails ( , , , and
). A RISC micro-controller interfaces between the array
and a PC (running the Linux operating system) via the PC par-
allel port, which limits the data transfer rate to approximately
80 kbytes/s, currently only supporting still image capture. A
digital light meter (also under PC control), in conjunction with
an integrating sphere, is used to characterize the performance
of the imager (ADC response, FPN, and dark current). When
generating the programmable timing data off-chip, the ADC al-
gorithm lookup table is held in the firmware of the micro-con-
troller. Images are focused onto the array using a variety of
“board mount” lenses, and all images presented in this paper
are read directly from the array, without any post-processing.
B. Test Results
Single pixel characteristics were determined using the pixel
test circuits at the periphery of the array. Figs. 9 and 10 show the
progression of signals as they occur in an image capture. Fig. 9
(top) is the SR “Q’ output showing the PWM signal, . Fig. 9
(bottom) represents the plot of data bit “B0’, clearly showing the
blanking period and the variable frequency clock, synchronized
with . Fig. 9 also illustrates how the primary clock signal
Fig. 10. (Top) Comparator output and (bottom) memory write signal, taken
from the pixel test circuits.
is used in order to calibrate the sensor response according to
the level of illumination. The setup example shown on Fig. 9(b)
presents a faster modulation frequency and a reduced blanking
time as compared to the setup of Fig. 9(a), which is more ap-
propriate for high illumination conditions. Fig. 10 is the output
from a test circuit comparator (top) and the memory write signal
taken from the first inverter stage of the buffer (bottom). (Note
that the comparator signal has been distorted by the loading of
the test pin). The dark current places a lower limit on the ef-
fective operation of the pixel, and the ADC algorithm. As the
pixel capacitance can only ever be estimated, it is considered
more appropriate to express the dark current as the dark voltage
rate. The integration time was measured with zero illumina-
tion 0.4 V over several chips, with the mean
dark time (MDT) equal to 41 s, which results in a mean dark
rate of 9.8 mV/s. It must be noted that definitions for industry
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Fig. 11. Experimental results. (a) Integration time and primary clock frequency versus illumination. (b) Linearized ADC response. (c) Linearized ADC response
INL. (d) Wide dynamic range response.
Fig. 12. Wide dynamic range image capture. (a) Image capture using a linear
ADC response. (b) Image capture with the nonlinear ADC response.
standard measurements such as dynamic range, noise equiva-
lent exposure (NEE) and saturation equivalent exposure (SEE)
are difficult to apply to the pixel/ADC operation, as these tend
to be voltage based measurements, and in this pixel the oper-
ating voltage range is always constrained between and .
TABLE I
SUMMARY OF THE CHIP FEATURES
For this reason we have presented our results as plainly as pos-
sible, while avoiding the use of terms which may be misinter-
preted. When considering the dynamic range of the array, three
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Fig. 13. Image capture operation under different settings, confirming earlier ADC simulations. (a) Image capture, fixed clock, no blanking. F = 3 kHz. (b)
Image capture, fixed clock, with blanking. F = 3 kHz. (c) Image capture, variable clock, with blanking. F = 3 kHz.
distinct areas must be considered: 1) the PWM circuit opera-
tion, 2) the in-pixel memory, and 3) the wide dynamic range
response. Firstly, the PWM circuit within each pixel generates
a pulse which is inversely proportional to the illumination, and
even given certain constraints, such as the design assumptions
regarding dark current, it exhibits a very wide operational range.
As this is a time based system, we have taken the dynamic range
(DR) of the pixel as the ratio of the maximum integration time
(as determined by the dark current assumptions, see Section III),
and the experimentally determined minimum integration time,
as
20 (14)
Fig. 11(a) shows integration times measured from the test
pixel, and the primary clock frequency required for a linearized
conversion, for five decades of illumination. While the light
source used to produce Fig. 11(a) had insufficient range to com-
pletely saturate the pixel, testing showed that integration times
of 10 s were possible, resulting in a theoretical dynamic range
for the pixel of 100 dB. Secondly, due to the constraint of the
8-bit, in-pixel memory, there is an absolute limit on a linearized
conversion of 48 dB. Finally, if the nonlinear response is used,
a much wider range of levels may be captured, but this comes
at the expense of conversion resolution. The response presented
in Fig. 12, represents a moderate compression, extending the
intrascene range. The response may be tailored to suit the ap-
plication, and is limited only by the operation of the pixel. The
linearity of the conversion was measured by flat-field illumi-
nating the array and varying the intensity of the illumination
through the full digital range of the ADC, resulting in the plot
of Fig. 11(b). The endpoint line for INL measurements is in-
cluded for reference. The integral nonlinearity (INL) plot (using
the straight line endpoint reference) is shown in Fig. 11(c). The
INL plot shows that the algorithm for determining the lookup
table had successfully prevented the uncontrolled accumulation
of rounding errors. An overall improvement in the INL could be
achieved by increasing the resolution of the digital frequency di-
vision circuit, or replacing it with a more complex method for
realizing (10). It was considered that this was not warranted at
this stage, due to the relatively small size of the array. Demon-
strating the programmability of the ADC response, Fig. 11(d) is
a plot of the wide dynamic range response. Using the same de-
vice but altering the data timing, the response now compresses a
wide range of illumination into the top 20% of the digital values.
Again, note that the test setup was unable to saturate the array.
Fig. 12 demonstrates the effect of producing an image using
this dynamic range compression. The illumination levels in the
scene range from the foreground in office light, to a background
brightly lit by a spotlight (at the right of the scene). Fig. 12(a)
is captured using a linearized ADC response, with most of the
image overexposed. The same scene is captured in Fig. 12(b),
with nonlinear response, revealing the previously overexposed
areas. Dynamic range compression clearly demonstrates the po-
tential of the proposed technique in overcoming the limited dy-
namic range imposed by the 8-bit conversion in our DPS.
The average current per DPS was measured at about 1.6 A.
The resulting power consumption can be divided into three com-
ponents: power consumed by the digital circuit (memory and SR
latch), power consumed by the chargeup of the sensing node,
and finally power consumed by the analog comparator, repre-
senting 75%, 17%, and 8%, respectively. The chargeup power
is kept quite low (17%) in our approach as the self-resetting op-
eration prevents the total discharge of the sensing node using
the SR latch. The charge-discharge swing is kept constant and
equal to for all pixels within the array.
Since an asynchronous reset approach is adopted, the power
consumed is spread over time and large peak currents typically
experienced during the reset phase of conventional architecture
is avoided. In addition, in contrast to the spiking pixel architec-
ture [7], only a single pulse (PWM) is used in our approach in
order to encode the photocurrent which results in further power
saving. The average current of the spiking pixel was reported to
be 132.8 A per pixel with no on-pixel memory [7], compared to
1.6 A of our sensor with on-pixel memory. The FPN was mea-
sured by uniformly illuminating the array (without a lens or lens
mount) using the integrating sphere and capturing the flat field
image. This is repeated 200 times for each chip and the resulting
images averaged, to remove any temporal variations. The FPN
appears mainly as a fixed voltage offset, we believe due to reset
noise, and mismatch in the first comparator stage. It was found
that the level of FPN was dependent upon the voltage range
, and that a voltage range of at least 0.8 V
was required for an FPN level of less than 0.8%. This result was
obtained without any additional reduction strategies (such as
correlated double sampling). It has been shown that FPN levels
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Fig. 14. Sample images acquired from the 64  64 sensor prototype. (a) Vision lab. (b) Oscilloscope and meter image. (c) Po image.
of this level, although discernable to the human eye, are accept-
able for the low level imaging applications intended for this im-
ager [15]. This level could have been reduced further, through
digital correction techniques, however it was considered more
appropriate to the philosophy of a stand alone, proof-of-con-
cept device, to accept this as a factor in the development of
processing algorithms, until a workable FPN reduction strategy
could be incorporated into future designs. Table I summarizes
the performance and features of the prototype DPS array. Fig. 14
shows some sample images acquired from the DPS array pro-
totype. One should note that all sample images included in this
paper are presented “as read’ from the array, with no FPN cor-
rection or further processing applied. The simulations of the
ADC operation displayed in Fig. 5 were repeated using the man-
ufactured array, and are shown in Fig. 13. The effects of the var-
ious timing parameters are more obvious in the real images than
in the software simulations. In particular, Fig. 13(a) shows that
only the brightest levels in the scene are resolved when oper-
ating the ADC with a simple, fixed clock. Fig. 13(b) demon-
strates the improvement when including a blanking period, and
how the limited dynamic range of the nonlinear transfer charac-
teristic makes poor use of the 8-bit memory.
VI. CONCLUSION
This paper introduced a DPS array, in which the pixel re-
sponse is digitized using a time domain ADC. We have proposed
a novel pixel architecture based on an asynchronous self-re-
setting mode, which has the advantage, over the synchronous
self-resetting mode, of avoiding large peak by using a start in-
tegration signal as a reset, instead of a global reset signal. The
nonlinear relationship between the photocurrent and the inte-
gration time found in pulsewidth based converter is linearized
by an on-chip digitally programmable frequency divider, which
generates Gray-coded data that is stored in pixel memory. This
results in a novel digital control of the imager, adapting to dif-
ferent lighting conditions by varying a single clock frequency.
Interesting features such as dynamic range compression were
also experimentally demonstrated which clearly shows the po-
tential of the proposed technique in overcoming the limited dy-
namic range typically imposed by the number of bits in a DPS.
A 64 64 pixel array has been manufactured in a commercial
0.35 m CMOS process, and found to be fully functional. Ex-
perimental results showed a 100 dB dynamic range, a 41 s mean
dark time and an average current of 1.6 A per DPS.
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